







Methodology for the formal verification of temporal properties for real-time safetycritical applications based on logical time

> PhD Defense of Fabien Siron Paris, December 11, 2023

- Pr. Reinhard von Hanxleden, Rapporteur
- Pr. Pierre-Loic Garoche, Rapporteur
- Dr. Timothy Bourke, Examinateur
- Dr. Dumitru Potop-Butucaru, Directeur
- Dr. Robert de Simone, Co-directeur
- Drs. D. Chabrol & A. Methni, Encadrants industriels

### Safety-critical real-time systems

In this work, we consider systems that are:

- Safety-critical: failure may have an impact on the system's safety
- **Real-time** (and time-safety): system's correctness (and thus its overall safety) depends on a set of timing constraints

Typical example in the avionics domain: the control system of an aircraft engine (FADEC)



**Multiform Logical Time**: Deal with a formal abstraction of time through **logical timing constraints** dictated by high-level requirements and independant from hardware platform.

> 010: **101000**

**Multiform Logical Time**: Deal with a formal abstraction of time through **logical timing constraints** dictated by high-level requirements and independant from hardware platform.

Typical methodology:

2

- 1. Logical Time Design: Specification & Requirements
  - Refine timing requirements to produce a program based only on logical time constraints.

010100 1010100010 10100010

**Multiform Logical Time**: Deal with a formal abstraction of time through **logical timing constraints** dictated by high-level requirements and independent from hardware platform.

Typical methodology:

2

- 1. Logical Time Design: Specification & Requirements
  - Refine timing requirements to produce a program based only on logical time constraints.
- 2. Physical Time Design: Implementation
  - Add physical time platform provisions (e.g., WCET) and ensure that logical time constraints can be satisfied.

Asterios Technologies

**Multiform Logical Time**: Deal with a formal abstraction of time through **logical timing constraints** dictated by high-level requirements and independent from hardware platform.

Typical methodology:

2

- 1. Logical Time Design: Specification & Requirements
  - Refine timing requirements to produce a program based only on logical time constraints.
- 2. Physical Time Design: Implementation
  - Add physical time platform provisions (e.g., WCET) and ensure that logical time constraints can be satisfied.
- $\triangleright$  We focus on the Logical Time Design phase.

Logical timing constraints rely on logical clocks to express time.

- Sequence of specific instants to abstract a specific time base.
- Used to replace physical dates by logical sequencing.<sup>1</sup>



Logical timing constraints rely on logical clocks to express time.

- Sequence of specific instants to abstract a specific time base.
- Used to replace physical dates by logical sequencing.<sup>1</sup>



Two main cases of multi-clock systems:

1. Mono-Source: all logical clocks are derived from a unique global clock source.

Asterios Technologies

Safe design in real-time

Leslie Lamport. "Time, Clocks, and the Ordering of Events in a Distributed System". In: *Communications ACM* (1978).

Logical timing constraints rely on logical clocks to express time.

- Sequence of specific instants to abstract a specific time base.
- Used to replace physical dates by logical sequencing.<sup>1</sup>



Two main cases of multi-clock systems:

- 1. Mono-Source: all logical clocks are derived from a unique global clock source.
- 2. Multi-Source: logical clocks might rely on multiple independant clock sources.

Asterios Technologies

Leslie Lamport. "Time, Clocks, and the Ordering of Events in a Distributed System". In: *Communications ACM* (1978).

Logical timing constraints rely on logical clocks to express time.

- Sequence of specific instants to abstract a specific time base.
- Used to replace physical dates by logical sequencing.<sup>1</sup>



Two main cases of multi-clock systems:

- 1. Mono-Source: all logical clocks are derived from a unique global clock source.
- 2. Multi-Source: logical clocks might rely on multiple independant clock sources.

Asterios Technologies

In practice, most industrial systems fall in the first category due to safety considerations. However, the second one has also interesting use-cases (e.g., automotive Powertrain [5]).

Leslie Lamport. "Time, Clocks, and the Ordering of Events in a Distributed System". In: *Communications ACM* (1978).



### **ASTERIOS** technology:

- Software tool suite dedicated to the design and integration of safety-critical systems
- Created by the CEA research institute <sup>2</sup> (from 90's to 2011, formerly Oasis<sup>3</sup>):
   ▷ Used for modern nuclear plant control systems
- Produced by the KRONO-SAFE company (since 2011):
  - $\triangleright~$  Now renamed  $\rm Asterios~Technologies$  due to the takeover by  $\rm Safran$  in 2023.

010100 1**010100010** 10100010

<sup>2</sup> French Alternative Energies and Atomic Energy Commission
 <sup>3</sup> Stéphane Louise et al. "The OASIS kernel: A framework for high dependability
 <sup>3</sup> real-time systems". In: *HASE*. IEEE. 2011.



### **ASTERIOS** technology:

- Software tool suite dedicated to the design and integration of safety-critical systems
- Created by the CEA research institute <sup>2</sup> (from 90's to 2011, formerly Oasis<sup>3</sup>):
   ▷ Used for modern nuclear plant control systems
- Produced by the KRONO-SAFE company (since 2011):
  - $\triangleright~$  Now renamed  $\rm Asterios~Technologies$  due to the takeover by  $\rm Safran$  in 2023.

### The PsyC language:

- <u>P</u>arallel <u>SY</u>nchronous dialect of the <u>C</u> language
- Fully integrated compilation with an in-house real-time kernel

<sup>2</sup> French Alternative Energies and Atomic Energy Commission
 <sup>3</sup> Stéphane Louise et al. "The OASIS kernel: A framework for high dependability
 <sup>3</sup> real-time systems". In: *HASE*. IEEE. 2011.

010100 1**010100010** 10100010

> 0101 10101000



### **Objectives**:

510101

1. Define semantics foundations for the PsyC language based on existing logical time approaches.

010100 1**010100010** 10100010

> 010 0101000



**Objectives**:

5

- 1. Define semantics foundations for the PsyC language based on existing logical time approaches.
- 2. Define a formal verification methodology for the PsyC language based on the defined semantics foundations.

010100010 10100010 010:



Synchronous Logical Execution Time program in **PsyC**.<sup>2</sup>

6

010100 1010100010 10100010

> 0101 0101000

Asterios Technologies











6



Safe design in real-time

6



Safe design in real-time



- 1. General context
- Synchronous Logical Execution Time (sLET)
   Towards synchronous LET
   PsyC overview as an sLET formalism
- PsyC Language and Semantics
   PsyC native (big-step) semantics
   PsyC synchronous (small-step) sema
   Semantics equivalence criteria
- 4. Formal Verification for synchronous LET 4.1 Modeling requirements in CCSL 6161414.2 Formal Verification: general case 1014.3 Formal Verification: mono-source case

# 10100010

10101000

#### Asterios Technologies Safe design in real-time

# Synchronous Logical Execution Time (sLET) Towards synchronous LET

2.2 PsyC overview as an sLET formalism



### The Synchronous-Reactive approach



Figure: Synchronous-Reactive approach<sup>4</sup>

- $\,\triangleright\,$  Each reaction is triggered by the instants of a logical clock
- Synchronous communication model

Albert Benveniste et al. "The Synchronous Languages 12 Years Later". In: *Proceedings of the IEEE* 91 (2003).

010100 1010100010 10100010

> 0101 0101000

### The Synchronous-Reactive approach



Figure: Synchronous-Reactive approach<sup>5</sup>

- $\,\triangleright\,$  Each reaction is triggered by the instants of a logical clock
- Synchronous communication model

10

The synchronous hypothesis states that each computation should terminate before the next tick of a global base clock

Asterios Technologies

Safe design in real-time

Albert Benveniste et al. "The Synchronous Languages 12 Years Later". In: *Proceedings of the IEEE* 91 (2003).

### The Synchronous-Reactive approach



Figure: Synchronous-Reactive approach<sup>6</sup>

- $\triangleright\,$  Each reaction is triggered by the instants of a logical clock
- Synchronous communication model

11

The synchronous hypothesis states that each computation should terminate before the next tick of a global base clock

Albert Benveniste et al. "The Synchronous Languages 12 Years Later". In: *Proceedings of the IEEE* 91 (2003). 0**10100010** 10100010 0101

Asterios Technologies

Safe design in real-time

# The Logical Execution Time approach



Figure: Logical Execution Time approach<sup>7</sup>

- Computation is abstracted by a specified constant duration based on a unique chronometrical time base (no multiple logical clocks)
- Delayed communication model

12

Christoph Kirsch and Ana Sokolova. "The Logical Execution Time Paradigm". In: *Advances in Real-Time Systems*. 2012.

# The Logical Execution Time approach



Figure: Logical Execution Time approach<sup>8</sup>

 Computation is abstracted by a specified constant duration based on a unique chronometrical time base (no multiple logical clocks)

Asterios Technologies

Safe design in real-time

Delayed communication model

13

 $\,\triangleright\,$  Real-time analysis based on preemptive scheduling

Christoph Kirsch and Ana Sokolova. "The Logical Execution Time Paradigm". In: *Advances in Real-Time Systems.* 2012.

	Synchronous-Reactive	Logical Execution Time
Modeling	Logical clocks	Logical intervals
Communication	Synchronous	Delayed
Implementation	Synchronous hypothesis	Relaxed synchronous hypothesis <sup>9</sup>
Languages	Esterel, Lustre	GIOTTO, TDL
	PsyC	

Synchronous LET extends LET with logical clock synchronisation

<sup>1</sup> Adrian Curic. "Implementing Lustre programs on distributed platforms with real-<sup>3</sup> time constrains". PhD thesis. Université Joseph Fourier, Grenoble, France, 2005.

14

010100 10100010 10100010

> 010: 0**101000**



Figure: Synchronous Logical Execution Time approach

 Both computation triggering and duration instants are modeled respectively to logical clock ticks

Asterios Technologies

Safe design in real-time

- $\triangleright~$  Communication is delayed similarly to LET
- $\triangleright$  Published at ERTS 2022<sup>10</sup>

15

Fabien Siron et al. "The synchronous Logical Execution Time paradigm". In: *CERTS 2022 - Embedded Real Time Systems.* Toulouse, France, June 2022.

Related formalisms:

- 1. xGIOTTO [8] extends LET with events :
  - In principle, both triggering and duration can be modeled by events;
  - However, in practice,  ${\rm XGIOTTO}$  relies on event scoping to encode implicitely inter-arrival time.

Edward A Lee and Marten Lohstroh. "Generalizing Logical Execution Time". In: Principles of Systems Design: Essays Dedicated to Thomas A. Henzinger on the 10 Occasion of His 60th Birthday. Springer, 2022, pp. 160–181.

Related formalisms:

16

- 1. xGIOTTO [8] extends LET with events :
  - In principle, both triggering and duration can be modeled by events;
  - However, in practice,  ${\rm XGIOTTO}$  relies on event scoping to encode implicitely inter-arrival time.
- 2. LINGUA FRANCA [12] is based on a multiform logical time framework called *Tagged Signal Model* :
  - Actors computations are triggered by logical tags
  - LET can be modeled using delays between dataflow actors<sup>11</sup>: a.out -> b.in after X ms
  - However, those delays rely on a chronometrical time base, not tags.

Edward A Lee and Marten Lohstroh. "Generalizing Logical Execution Time". In: *Principles of Systems Design: Essays Dedicated to Thomas A. Henzinger on the Occasion of His 60th Birthday.* Springer, 2022, pp. 160–181.

010100 1010100010 10100010

10101000



17

### 2. Synchronous Logical Execution Time (sLET)

- 2.1 Towards synchronous LET
- $2.2~{\rm PsyC}$  overview as an sLET formalism

010100 1010100010 10100010

> 0101 0101000

# PsyC overview: clocks

 $\operatorname{PsyC}$  defines two types of clocks:

- ▷ source, which are source clocks
- > clock, which are periodically refined clocks (with period and offset)

```
source realtime;
clock c20 = 20 * realtime;
clock c50 = 50 * realtime;
clock c40_20 = 2 * c20 + 1;
// similar to 40 * realtime + 20
```



### PsyC overview: synchronization

 $\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:

advance awaits for a specified number of clock ticks



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

### PsyC overview: synchronization

 $\operatorname{PsyC}$  defines a dedicated synchronization statement:

> advance awaits for a specified number of clock ticks



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;
$\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

 $\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

 $\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

 $\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

 $\operatorname{PsyC}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

 $\ensuremath{\operatorname{PSYC}}$  defines a dedicated synchronization statement:



source realtime; clock c20 = 20 \* realtime; clock c50 = 50 \* realtime;

## PsyC overview: agents

A  $\operatorname{PsyC}$  agent defines:

- a task name;
- inputs (consult) and outputs (display);
- a looping body containing C code extended with advance statements.



▷ Hypothesis: all execution paths should be constrained by an advance.

```
source realtime;
clock c20 = 20 * realtime;
clock c50 = 50 * realtime;
```

```
agent GNC {
  /* inputs*/
  consult sensors, mode;
  /* outputs */
  display order:
  body { /* infinite loop */
    if (mode == NOMINAL) {
      order = GNC(sensors):
      advance 2 with c20;
    advance 1 with c50:
```

20

#### PsyC overview: communication

 $\mathrm{PsyC}$  inter-task communication is done through dedicated temporal variables:

- One writer but multiple possible readers;
- Data is persistent;
- Values are sampled according to a clock.

/\* ... \*/

temporal float order = 0.0f with c20;

agent GNC { /\* ... \*/ } agent FAST { /\* ... \*/ }



010100 1**010100010** 10100010

> 010 0101000

#### Asterios Technologies Safe design in real-time

21



- 1. General context
- 2. Synchronous Logical Execution Time (sLET)
- 2.1 Towards synchronous LET
- 2.2 PsyC overview as an sLET formalism
- 3.  $\operatorname{PsyC}$  Language and Semantics
- 3.1 PSYC native (big-step) semantics
- $3.2 \ \mathrm{PsyC}$  synchronous (small-step) semantics
- 3.3 Semantics equivalence criteria
- 4. Formal Verification for synchronous LET
  4.1 Modeling requirements in CCSL
  4.2 Formal Verification: general case
  4.3 Formal Verification: mono-source case
  5. Conclusion and Perspectives

010100 1010100010 10100010

> 0101 0101000

# - Outline

# PSYC Language and Semantics 1 PSYC native (big-step) semantics

- $3.2~{
  m PsyC}$  synchronous (small-step) semantics
- 3.3 Semantics equivalence criteria

010100 1010100010 10100010

> 010: 1**0101000**

#### Semantics

Based on structural operational semantics approach, for individual agents:

 $E, ag \Longrightarrow_{n \text{ with } s} E', ag'$ 

with ag, ag' agent term, E, E' environments and  $n \times s$  logical duration (extended on source clock).



#### Native (or big-step) Semantics

24

Based on structural operational semantics approach, for individual agents:

 $E, ag \Longrightarrow_{n \text{ with } s} E', ag'$ 

with ag, ag' agent term, E, E' environments and  $n \times s$  logical duration (extended on source clock).

For individual agents, very classical rules but temporal rule for advance statement<sup>12</sup>:

E, advance n with c  $\Longrightarrow_{n \times \Pi(c) - d_c \text{ with } Source(c)} E$ , nothing

Where  $d_c$  denotes the corresponding clock state according to its period and  $\Pi(c)$  its absolute period.

Asterios Technologies

Fabien Siron et al. Formal Semantics of the PsyC language. Research Report.
 <sup>12</sup> INRIA Sophia Antipolis - Méditerranée (France), 2022.

#### Semantics

Classical synchronous composition cannot be used directly as agents do not have a common projection.

▷ Hence, we consider global states, for synchronization, along with intermediate states, due to the projection of global states from other agents.

(Christophe Aussagues and Vincent David. "A method and a technique to model and ensure timeliness in safety critical real-time systems". In: *ICECCS*. 1998)

## Native (or big-step) Semantics

Classical synchronous composition cannot be used directly as agents do not have a common projection.

▷ Hence, we consider global states, for synchronization, along with intermediate states, due to the projection of global states from other agents.

Then, agent composition can be split in two cases:

- 1. Mono-Source:
  - $\triangleright$  Every transition is now a partial interval generated by the agent projection. At each state,  $N_{program} = min(N_{ag_1}, N_{ag_2}, \ldots), \text{ similar to Oasis synchronized product}^{13}$

2. Multi-Source:

25

▷ More complex due to multiple source interleaving

(Christophe Aussagues and Vincent David. "A method and a technique to model and ensure timeliness in safety critical real-time systems". In: *ICECCS*. 1998)



## - Outline

#### 3. $\operatorname{PsyC}$ Language and Semantics

3.1 PSYC native (big-step) semantics

#### 3.2 PsyC synchronous (small-step) semantics

3.3 Semantics equivalence criteria

010100 1010100010 10100010

> 010: 0101000

A simpler semantics can be defined by translation to a **Synchronous-Reactive** language, Esterel. Translation principle:

- $\bullet$  All control statements can be translated with similar constructs in  $\operatorname{Esterel}$
- advance statement is translated by the ESTEREL synchronization statement followed by the *display* of temporal variables.

```
private_variable := f(...);
...
await n c;
emit temporal(private_variables);
```

27

010100 1010100010 10100010

```
Asterios Technologies
Safe design in real-time
```

A simpler semantics can be defined by translation to a **Synchronous-Reactive** language, Esterel. Translation principle:

- $\bullet$  All control statements can be translated with similar constructs in  $\operatorname{Esterel}$
- advance statement is translated by the ESTEREL synchronization statement followed by the *display* of temporal variables.

```
private_variable := f(...);
...
await n c;
emit temporal(private_variables);
```

Durations are not preserved in the semantics as ESTEREL yields atomic semantics transitions:

$$p, data \xrightarrow{Out}_{In} p', data'$$

A simpler semantics can be defined by translation to a  ${\bf Synchronous}\text{-}{\bf Reactive}$  language,  ${\rm Esterel}.$ 

Example:

```
body { /* infinite loop */
                                             loop
        if (mode == NOMINAL) {
          orders = GNC_step(sensors);
          advance 2 with c20;
        advance 1 with c50;
010101 }
                                             end loop
              PSYC agent example
                                                      ESTEREL agent translation
                                                                             Asterios Technologies
```

Safe design in real-time

A simpler semantics can be defined by translation to a  ${\bf Synchronous}\text{-}{\bf Reactive}$  language,  ${\rm Esterel}.$ 

Example:

```
body { /* infinite loop */
                                            loop
        if (mode == NOMINAL) {
                                             if ?mode = NOMINAL then
          orders = GNC_step(sensors);
          advance 2 with c20;
                                             end if:
        advance 1 with c50;
                                             await 1 c50:
010101 }
                                            end loop
              PSYC agent example
                                                     ESTEREL agent translation
                                                                            Asterios Technologies
```

Safe design in real-time

A simpler semantics can be defined by translation to a  ${\bf Synchronous}\text{-}{\bf Reactive}$  language,  ${\rm Esterel}.$ 

Example:

010101 }

30

```
body { /* infinite loop */
  if (mode == NOMINAL) {
    orders = GNC_step(sensors);
    advance 2 with c20;
}
```

PSYC agent example

advance 1 with c50;

```
loop
if ?mode = NOMINAL then
  private_orders := GNC_step(?sensors);
  await 2 c20;
  emit orders(private_orders);
end if;
  await 1 c50;
end loop
```

```
E_{\text{STEREL}} agent translation
```

010: 10101000

# 1010100010 10100010

.0101000

#### Asterios Technologies Safe design in real-time

#### 3. PSYC Language and Semantics

3.1 PSYC native (big-step) semantics

3.2 PSYC synchronous (small-step) semantics

3.3 Semantics equivalence criteria

#### Outline



Theorem (equivalence)

32

Assuming source clock always present (no stuttering), for individual agents:

$$Ag \Longrightarrow_{n \times s} Ag' \quad iff \quad \underbrace{P^0 \longrightarrow P^1 \dots \longrightarrow P^n}_{n \text{ times}}$$

assuming  $Ag \approx P^0$ , we have  $Ag' \approx P^n$  (term and data equivalence)

Both semantics are observationally equivalent on the interval boundaries at the agent level.

▷ All properties depending only on (global) states in the synchronous semantics is preserved on the native semantics. Published in TCRS 2023<sup>14</sup>.

<sup>14</sup> Fabien Siron et al. "Semantics fondations of PsyC based on synchronous Logical <sup>14</sup> Execution Time". In: *TCRS 2023*. San Antonio, Texas, U.S.A., May 2023.



- 1. General context
- 2. Synchronous Logical Execution Time (sLET)
- 2.1 Towards synchronous LET
- 2.2 PsyC overview as an sLET formalism
- PSYC Language and Semantics
   PSYC native (big-step) semantics
   PSYC synchronous (small-step) semantic
   Semantics equivalence criteria
- 4. Formal Verification for synchronous LET
- 4.1 Modeling requirements in CCSL
- 4.2 Formal Verification: general case
- 4.3 Formal Verification: mono-source case

5 Conclusion and Perspectives

010100 1010100010 10100010

> 0101 10101000



# 4. Formal Verification for synchronous LET 4.1 Modeling requirements in CCSL 4.2 Formal Verification: general case 4.3 Formal Verification: mono-source case

## Specifying requirements: motivation

Motivation for verification activities:

- PSYC allows for the modeling of timing constraints *inside* agents.
- However, high-level timing requirements also concern timing constraints *across* multiple agents (e.g., synchronizations, latencies ...).



010100 1010100010 10100010

> 010 0101000

#### Specifying requirements: motivation

Motivation for verification activities:

35

- PSYC allows for the modeling of timing constraints *inside* agents.
- However, high-level timing requirements also concern timing constraints *across* multiple agents (e.g., synchronizations, latencies ...).

Multiple possible formalisms to specify those timing requirements:

- Temporal Logic: convential logic with temporal operators (next, always ...)
- Contracts and Observers: predicates on assumptions ("assume") and guarantees
- Clock Constraint Specification Language: constraint predicates between clocks

#### Specifying requirements: motivation

Motivation for verification activities:

- PSYC allows for the modeling of timing constraints *inside* agents.
- However, high-level timing requirements also concern timing constraints *across* multiple agents (e.g., synchronizations, latencies ...).

Multiple possible formalisms to specify those timing requirements:

- Temporal Logic: convential logic with temporal operators (next, always ...)
- Contracts and Observers: predicates on assumptions ("assume") and guarantees
- Clock Constraint Specification Language: constraint predicates between clocks

#### Olock Constraint Specification Language

CCSL is a specification language based on clock constraints<sup>15</sup>:

• A CCSL clock is (still) a sequence of ticks (or instants);

Charles André. Syntax and semantics of the clock constraint specification language (CCSL). Tech. rep. INRIA, 2009. Asterios Technologies Safe design in real-time (CCSL).

010100 1010100010 10100010

#### Olock Constraint Specification Language

CCSL is a specification language based on clock constraints<sup>15</sup>:

- A **CCSL clock** is (still) a sequence of ticks (or instants);
- **CCSL constraints** (or relations) constrain the tick occurence between multiple clocks:

- e.g. isPeriodicOn, ≼

37

(precedes) ...

Charles André. Syntax and semantics of the clock constraint specification language
 (CCSL). Tech. rep. INRIA, 2009.

010100 1010100010 10100010

Asterios Technologies

Safe design in real-time

0101 0101000

#### Olock Constraint Specification Language

CCSL is a specification language based on clock constraints<sup>15</sup>:

- A **CCSL clock** is (still) a sequence of ticks (or instants);
- **CCSL constraints** (or relations) constrain the tick occurence between multiple clocks:

Asterios Technologies

- e.g. isPeriodicOn,  $\preccurlyeq$  (precedes) ...
- CCSL expressions build new clocks from existing ones:
  - e.g. sampledOn, DelayFor ...

37

<sup>61</sup> Charles André. Syntax and semantics of the clock constraint specification language
 <sup>15</sup> (CCSL). Tech. rep. INRIA, 2009.

Description of basic timing requirements inspired from TADL2<sup>16</sup> and AUTOSAR timing extensions:

- Repetition requirement: period between successive instants
  - *c* isPeriodicOn *realtime* period *n* where  $n \in \mathbb{N}^**$  (Periodicity)

010100 1010100010 10100010

Marie-Agnès Peraldi-Frati et al. "A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2". In: *IEEE 17th ICECCS*, 2012.

Description of basic timing requirements inspired from TADL2<sup>16</sup> and AUTOSAR timing extensions:

- Repetition requirement: period between successive instants
  - c isPeriodicOn *realtime* period n where  $n \in \mathbb{N}^**$  (Periodicity)
- Synchronization requirements: temporal invariants
  - $c_1 \equiv c_2$  (Synchronization)
  - $c_1 \# c_2$  (Exclusion)

Marie-Agnès Peraldi-Frati et al. "A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2". In: *IEEE 17th ICECCS*. 2012.

010100 1010100010 10100010

Asterios Technologies

Safe design in real-time

0101 0**101000** 

Description of basic timing requirements inspired from TADL2<sup>16</sup> and AUTOSAR timing extensions:

- Repetition requirement: period between successive instants
  - c isPeriodicOn *realtime* period n where  $n \in \mathbb{N}^**$  (Periodicity)
- Synchronization requirements: temporal invariants
  - $c_1 \equiv c_2$  (Synchronization)
  - $c_1 \# c_2$  (Exclusion)
- Causality requirements: causal instant relations
  - $c_1 \sim c_2$  (Alternation)

38

Marie-Agnès Peraldi-Frati et al. "A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2". In: *IEEE 17th ICECCS*. 2012.

010100 1010100010 10100010

> 0101 1**0101000**

Description of basic timing requirements inspired from TADL2<sup>16</sup> and AUTOSAR timing extensions:

- Repetition requirement: period between successive instants
  - c isPeriodicOn *realtime* period n where  $n \in \mathbb{N}^**$  (Periodicity)
- Synchronization requirements: temporal invariants
  - $c_1 \equiv c_2$  (Synchronization)
  - $c_1 \# c_2$  (Exclusion)
- Causality requirements: causal instant relations
  - $c_1 \sim c_2$  (Alternation)
- Delay requirements: delay between stimuli and response clocks
  - response  $\checkmark$  (stimuli isDelayedFor n on realtime) where  $n \in \mathbb{N}^*$  (Delay)

Asterios Technologies

Marie-Agnès Peraldi-Frati et al. "A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2". In: *IEEE 17th ICECCS*. 2012.

## Specifying requirements: end-to-end requirements



Delay between two instants across a *functional chain* of specific task instants  $p^1, p^2, \ldots, p^n$  for tasks  $t^1, t^2, \ldots, t^n$  where  $p^i$  subclock  $t^i$ :

#### • First, specify multiple propagation paths, function chains:

-  $p_{display}^{i}$   $\preccurlyeq$   $p_{consult}^{i+1}$  (Causality)

30

Nico Feiertag et al. "A compositional framework for end-to-end path delay calculation of automotive systems under different path semantics". In: *RTSS*. 2009.

010100 1010100010 10100010

> 0101 0101000

## Specifying requirements: end-to-end requirements



<sup>1</sup> Nico Feiertag et al. "A compositional framework for end-to-end path delay calcu-<sup>7</sup> lation of automotive systems under different path semantics". In: *RTSS*. 2009.

30
# Specifying requirements: end-to-end requirements



<sup>1</sup> Nico Feiertag et al. "A compositional framework for end-to-end path delay calcu-<sup>7</sup> lation of automotive systems under different path semantics". In: *RTSS*. 2009.

30

# Specifying requirements: end-to-end requirements



• Then, use delay requirements on individual data propagation

30

<sup>1</sup> Nico Feiertag et al. "A compositional framework for end-to-end path delay calcu-<sup>7</sup> lation of automotive systems under different path semantics". In: *RTSS*. 2009. 1010100010 10100010

0101000



CCSL can be used to model synchronous observers  $^{18}\colon$ 

• CCSL expressions are translated to ESTEREL (generators);

010100 1010100010 10100010

Asterios Technologies

Safe design in real-time

0101 0101000

(Charles André. Verification of clock constraints: CCSL Observers in Esterel. Tech. rep. INRIA, 2010)



CCSL can be used to model synchronous observers  $^{18}\colon$ 

- CCSL expressions are translated to ESTEREL (generators);
- CCSL constraints are translated to ESTEREL (*observers*);

010100 1010100010 10100010

(Charles André. Verification of clock constraints: CCSL Observers in Esterel. Tech. rep. INRIA, 2010)



CCSL can be used to model synchronous observers  $^{18}\colon$ 

- CCSL expressions are translated to ESTEREL (generators);
- CCSL constraints are translated to ESTEREL (*observers*);
- Verification can be performed on the composition of an ESTEREL program and a set of translated CCSL expressions/constraints.

<sup>10</sup> (Charles André. *Verification of clock constraints: CCSL Observers in Esterel.* <sup>18</sup> Tech. rep. INRIA, 2010)

### Asterios Technologies



CCSL can be used to model synchronous observers  $^{18}\colon$ 

- CCSL expressions are translated to ESTEREL (generators);
- CCSL constraints are translated to ESTEREL (*observers*);
- Verification can be performed on the composition of an ESTEREL program and a set of translated CCSL expressions/constraints.

▷ This strategy can be used for both assume and guarantee patterns

(Charles André. Verification of clock constraints: CCSL Observers in Esterel. Tech. rep. INRIA, 2010)



# 4. Formal Verification for synchronous LET 4.1 Modeling requirements in CCSL 4.2 Formal Verification: general case 4.3 Formal Verification: mono-source case

010100 1010100010 10100010

> 010: 0101000



Overview of verification techniques:

- Enumerative: explicit computation/traversal of the state-space
- **Timed Automata (TA)**: encoding of real-time constraints in automata using watches (called *"clocks"*)
- Binary Decision Diagram (BDD): symbolic encoding of set of states using BDD data structures
- **Bounded Model-Checking (BMC)**: symbolic (and bounded) unfolding of the state-space using SAT solvers
- K-Induction and Interpolation: techniques to solve the completeness issue of BMC using SAT solvers



1. Translation of CCSL requirements into ESTEREL;





- 1. Translation of CCSL requirements into ESTEREL;
- 2. Translation of PsyC into Esterel;





43

- 1. Translation of CCSL requirements into ESTEREL;
- 2. Translation of PSYC into ESTEREL;
- Re-use ESTEREL circuit semantics to encode the model in Symbolic Transition Systems <sup>19</sup>;

010100 1010100010 10100010

10101000

Asterios Technologies

Safe design in real-time

Symbolic representation of mealy machines used as a generic representation among
 <sup>19</sup> tool input formats



43

- 1. Translation of CCSL requirements into ESTEREL;
- 2. Translation of PsyC into Esterel;
- Re-use ESTEREL circuit semantics to encode the model in Symbolic Transition Systems <sup>19</sup>;
- 4. Generate model and call specific symbolic model-checkers, we used mostly:
  - $_{\rm NUXMV}$  to use BDD model-checking.
  - PROVER PSL to use SAT model-checking (both bounded and induction based).

Symbolic representation of mealy machines used as a generic representation among tool input formats

Asterios Technologies



Multiple PSYC use-cases (or adapted from the litterature):

- LED: Basic LED controller with two blinking modes
- ABS: Automotive Anti-Lock Braking system with two modes
- ROSACE: Longitudinal flight controller with only periodic tasks
- LGS: Simplified landing gears controller with auxiliary tasks
- **POWER**: Automotive powertrain controller with multiple source clocks

Use-cases	#agents	#clocks	#sources	#decisions	#advance
LED	1	3	1	1	8
ABS	8	4	1	9	30
ROSACE	9	3	1	0	9
LGS	5	3	1	1	16
POWER	3	8	2	1	9

010100 10100010 10100010

Benchmarks: results



Benchmarks: results



# lenchmarks: results





### 4. Formal Verification for synchronous LET

4.1 Modeling requirements in CCSL

4.2 Formal Verification: general case

4.3 Formal Verification: mono-source case

010100 1010100010 10100010

> 010: 0**101000**.

# Discrete Section And American Section 4 (1997) A section of the se

Considering a basic periodic task example:

47

Task period	1 <i>s</i>	10 <i>s</i>	100 <i>s</i>	1000 <i>s</i>
#State vars	37	37	37	37
#States	42	402	4002	40002
Diameter	20	200	2000	20000

The state-space grows (linearly) with respect to the task period with, however, the same structure.

010100 1010100010 10100010

# Discrete Section And American Section 4 (1997) A section of the se

Considering a basic periodic task example:

47

Task period	1 <i>s</i>	10 <i>s</i>	100 <i>s</i>	1000 <i>s</i>
#State vars	37	37	37	37
#States	42	402	4002	40002
Diameter	20	200	2000	20000

The state-space grows (linearly) with respect to the task period with, however, the same structure.

- ▷ Industrial use-cases often have long durations.
- $\triangleright$  We want to optimize the state-space for the **mono-source** scenario.

010100 0**10100010** 10100010

# Optimization methodology

**Solution:** use a scheduler to jump only on instants in which at least an agent is in a **global state** 

- Agents are now triggered by the scheduler and outputs their state to the scheduler
- $\bullet\,$  The scheduler jumps multiple synchronous instants at once, denoted by  $\Delta\,$















### Example of an execution with the scheduler:



 $\triangleright\,$  Define a new notion of instant by abstracting durations

1010100010 10100010

Reinhard Von Hanxleden, Timothy Bourke, and Alain Girault. "Real-time ticks for synchronous programming". In: *FDL*. IEEE. 2017.

### Example of an execution with the scheduler:



- ▷ Define a new notion of instant by abstracting durations
- Equivalent to the native semantics product, but computed dynamically! (similar to dynamic ticks<sup>20</sup>)

Asterios Technologies

Safe design in real-time

Reinhard Von Hanxleden, Timothy Bourke, and Alain Girault. "Real-time ticks for synchronous programming". In: *FDL*. IEEE. 2017.

# Denchmarks: a (simplified) Landing Gears System



- $\triangleright$  Use-case: 5 tasks, long durations (imes 50), aperiodic timing constraints and 1 source
- $\triangleright$  Doesn't work with  ${\rm NUXMV}$  using BDD model-checking
- $\triangleright~$  Up to 95% speed-up with SAT model-checking using  $\rm Prover~PSL$



- 1. General context
- 2. Synchronous Logical Execution Time (sLET)
- 2.1 Towards synchronous LET
- 2.2 PsyC overview as an sLET formalism
- $3.\ \mathrm{PsyC}$  Language and Semantics
- 3.1 PSYC native (big-step) semantics
- $3.2 \ \mathrm{PsyC}$  synchronous (small-step) semantics
- 3.3 Semantics equivalence criteria
- 4. Formal Verification for synchronous LET
  4.1 Modeling requirements in CCSL
  4.2 Formal Verification: general case
  4.3 Formal Verification: mono-source case
- 5. Conclusion and Perspectives

> 0101 0101000.



Two main contributions:

- Formal foundations for the PsyC language with two formally equivalent semantics based on a new formalism, synchronous Logical Execution Time:
  - A native "big-step" semantics, used mainly for compilation.
  - A synchronous "small-step" semantics, now used for verification.
- $\bullet$  Formal verification methodology for  $\mathrm{PsyC}$  based on symbolic model-checking:
  - A general multi-source case based on the direct use of the synchronous semantics.
  - An optimization for the mono-source case based on abstracting the durations using the native semantics.



### Perspectives:

53

- Transform the PsyC verification prototype in an industrial product candidate to help the design of PsyC programs (only during logical time phase)
- Extending semantics and verification methodology to PSYC null-latency communication by introducing *"fractional clocks"*
- Compositional model-checking through contracts on external C functions verified separately

1010100010 10100010



# Thank you for your attention!

**010100010** 



- Charles André. *Syntax and semantics of the clock constraint specification language (CCSL)*. Tech. rep. INRIA, 2009.
- Charles André. Verification of clock constraints: CCSL Observers in Esterel. Tech. rep. INRIA, 2010.
- Christophe Aussagues and Vincent David. "A method and a technique to model and ensure timeliness in safety critical real-time systems". In: *ICECCS*. 1998.
  - Albert Benveniste et al. "The Synchronous Languages 12 Years Later". In: *Proceedings of the IEEE* 91 (2003).
  - Damien Chabrol et al. "Freedom from interference among time-triggered and angle-triggered tasks: a powertrain case study". In: *ERTS*. 2014.
  - Adrian Curic. "Implementing Lustre programs on distributed platforms with real-time constrains". PhD thesis. Université Joseph Fourier, Grenoble, France, 2005.

# References II

- Nico Feiertag et al. "A compositional framework for end-to-end path delay calculation of automotive systems under different path semantics". In: *RTSS*. 2009.
- Arkadeb Ghosal et al. "Event-Driven Programming with Logical Execution Times". In: International Workshop on Hybrid Systems: Computation and Control. Vol. 2993. 2004, pp. 357–371.
- Christoph Kirsch and Ana Sokolova. "The Logical Execution Time Paradigm". In: Advances in Real-Time Systems. 2012.
  - Leslie Lamport. "Time, Clocks, and the Ordering of Events in a Distributed System". In: *Communications ACM* (1978).
  - Edward A Lee and Marten Lohstroh. "Generalizing Logical Execution Time". In: Principles of Systems Design: Essays Dedicated to Thomas A. Henzinger on the Occasion of His 60th Birthday. Springer, 2022, pp. 160–181.

# References III

- Marten Lohstroh et al. "Toward a Lingua Franca for deterministic concurrent systems". In: ACM Transactions on Embedded Computing Systems (TECS) 20.4 (2021), pp. 1–27.
- Stéphane Louise et al. "The OASIS kernel: A framework for high dependability real-time systems". In: *HASE*. IEEE. 2011.
- Marie-Agnès Peraldi-Frati et al. "A Timing Model for Specifying Multi Clock Automotive Systems: The Timing Augmented Description Language V2". In: *IEEE 17th ICECCS*. 2012.

- Fabien Siron et al. Formal Semantics of the PsyC language. Research Report.INRIA Sophia Antipolis Méditerranée (France), 2022.
- Fabien Siron et al. "Semantics fondations of PsyC based on synchronous Logical Execution Time". In: *TCRS 2023*. San Antonio, Texas, U.S.A., May 2023.
- Fabien Siron et al. "The synchronous Logical Execution Time paradigm". In: 1010100 ERTS 2022 - Embedded Real Time Systems. Toulouse, France, June 2022 Asterios Technologies


Reinhard Von Hanxleden, Timothy Bourke, and Alain Girault. "Real-time ticks for synchronous programming". In: *FDL*. IEEE. 2017.

Asterios Technologies Safe design in real-time

## Algorithm of the optimization methodology

## Algorithm 1 Scheduler

- 1: procedure  $SCHEDULE(Duration_{ag_1}, State_{ag_1} \dots Duration_{ag_n}, State_{ag_n})$
- 2:  $Remaining_{ag_i} \leftarrow Duration_{ag_i} State_{ag_i} \quad \forall i \in [1 ; n]$
- 3:  $\Delta \leftarrow min(Remaining_{ag_1}, \ldots, Remaining_{ag_n})$
- 4:  $NewState_{ag_i} \leftarrow \begin{cases} 0, & \text{if } \Delta = Remaining_{ag_i} \\ State_{ag_i} + \Delta, & \text{otherwise} \end{cases} \quad \forall i \in [1; n]$
- 5: **return**  $\Delta$ , NewState<sub>ag1</sub>, ... NewState<sub>agn</sub>
- 6: end procedure

010100 1010100010 1010100010

Asterios Technologies

## Equivalence criterion proof sketch

Theorem (equivalence)

60

Assuming source clock always present (no stuttering),

$$Ag \Longrightarrow_{n \times s} Ag' \quad iff \quad \underbrace{P^0 \longrightarrow P^1 \dots \longrightarrow P^n}_{n \ times}$$

assuming  $Ag \approx P^0$ , we have  $Ag' \approx P^n$  (term and data equivalence) Proof.

By structural induction on  $\implies$  definition.

- Instantaneous statements: trivial equivalence.
- Temporal statement (advance): by induction on the interval duration.
- Sequential composition: by the induction hypothesis.

010100 1010100010 10100010

Asterios Technologies